[sva]在设计的RTL中加入assert

1. Include

/* File name : bus_arbiter.sv*/
// Design module
module bus_arbiter (
input logic clk,
input logic rst,
input logic [7:0] a,
input logic a_vld,
input logic [7:0] b,
input logic b_vld,
output logic