Verilog HDL基础

Verilog HDL基础

Verilog HDL基础

记录Verilog HDL学习过程

暂无订阅共2篇文章创建于2021-06-20

1年前

[HDLBits] 习题记录（1）

1、We're going to start with a small bit of HDL to get familiar with the interface used by HDLBits. H

130
1
评论

1年前

[HDLBits] 习题记录（2）

4、Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections:

170
1
评论