Verilog HDL基础

1、We're going to start with a small bit of HDL to get familiar with the interface used by HDLBits. H

4、Create a module with 3 inputs and 4 outputs that behaves like wires that makes these connections: